

## United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

	T SUBJECT TO	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
APPLICATION NO.	FILING DATE			5645
09/847,032	04/30/2001	Lester S. Sanders	X-858 US	
·			EXAMINER	
24309 7590 04/21	7590 04/21/2004		PHAN, THAI Q	
XILINX, IN	C		,	
ATTN: LEGAL DEPARTMENT		ART UNIT	PAPER NUMBER	
2100 LOGIC DR			2128	·a 1
SAN JOSE,	CA 95124			2
			DATE MAILED: 04/21/200	14

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)
	09/847,032	SANDERS, LESTER S.
Office Action Summary	Examiner	Art Unit
1	Thai Phan	2128
The MAILING DATE of this communication appe	ars on the cover sheet	with the correspondence address =
The MAILING DATE of this communication		TOUTURE FROM
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.13' after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a reply - If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	6(a). In no event, however, ma within the statutory minimum o ill apply and will expire SIX (6)	thirty (30) days will be considered timely.  MONTHS from the mailing date of this communication.
status		
1) Responsive to communication(s) filed on 30 Ap	oril 2001	
2a) This action is <b>FINAL</b> . 2b) ⊠ This	action is non-final.	matters, prosecution as to the merits is
	nce except for formal	CD 11 453 O.G. 213.
3) Since this application is in condition for alloward closed in accordance with the practice under E	Ex parte Quayle, 1935	0.0.11, 400 0.0.2.
Disposition of Claims	•	
4) Claim(s) 1-21 is/are pending in the application 4a) Of the above claim(s) is/are withdra	 Iwn from consideration	n.
4a) Of the above claim(s) is/are withting		
5) Claim(s) is/are allowed.		
6) Claim(s) <u>1-21</u> is/are rejected.		
7) Claim(s) is/are objected to.  8) Claim(s) are subject to restriction and/	or election requiremen	nt.
8) Claim(s) are subject to restriction and	•	
Application Papers		
T. amir	ner.	Table stand to by the Evaminer
		ODJECTED TO BY THE EXAMINION
10) The drawing(s) filed on 20 April 2001 Israe. Applicant may not request that any objection to the	e drawing(s) be held in	abeyance. See 37 OFR 1.00(3).
Applicant may not request that any objection to the Replacement drawing sheet(s) including the corre	ection is required if the d	rawing(s) is objected to. 366 of 57 to the control of the Action or form PTO-152.
Replacement drawing sheet(s) including the corre	Examiner. Note the at	tached Office Action of John 110
Priority under 35 U.S.C. § 119	majoritu undor 25 I I	S.C. § 119(a)-(d) or (f).
12) Acknowledgment is made of a claim for forei	gn priority under 33 o	
I Some * c)   None of:		
1. Certified copies of the priority docume	ents have been receiv	ed in Application No
Certified copies of the priority docume     Certified copies of the priority docume	SUIS LIGAR DECLI LECEIA	e been received in this National Stage
or coming of the certified copies of the p	flority documents have	•
I com the International Bull	eau (FC) Noice in Ex	·//·
* See the attached detailed Office action for a	ust of the certified cop	
Attachment(s)	4) 🔲 🛚	nterview Summary (PTO-413)
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)	)	Paper No(s)/Mail Date Notice of Informal Patent Application (PTO-152)
Notice of Draftsperson's Patent Brawning     Information Disclosure Statement(s) (PTO-1449 or PTO/SE Paper No(s)/Mail Date	3/08) 3) 1. 6) 1.	Other:

Application/Control Number: 09/847,032

Art Unit: 2128

### **DETAILED ACTION**

This Office Action is in response to patent application S/N: 09/847,032, filed on 04/30/2001. Claims 1-21 are pending in the action.

#### Drawings

The drawings filed on 04/30/2001 are acceptable for examination.

# Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1-21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Jain, Prem, US patent no. 6,044,211.

As per claim 1, Jain discloses a method and system for circuit design and synthesis with feature limitations very similar to the claimed invention. According to Jain, the design method includes steps of

Receiving a first low level design or design representation for a target circuit (Figs. 4 and 5, col. 9, line 48 to col. 12, col. 16, lines 28-60, for example),

Transforming the first low level design representation into a synthesizable or simulatable high level representation (col. 19, line 44 to col. 22),

Application/Control Number: 09/847,032

Art Unit: 2128

And processing the high level design representation to generate a low-level design representation for a target circuit dependent on technology or silicon. Jain does not expressly disclose compilation for targeting a second integrated circuit as claimed.

Practitioner in the art at the time of the invention was made would have found

Jain disclosure of target compilation for a specific technology and silicon process in col.

15, line 44 to col. 16, line 27, col. 23, lines 35 to 55, for example would imply the

claimed limitation of compilation for a second target circuit representation because the

process for compilation for a specific technology or silicon above results in a circuit

representation which depends and differs from the first representation. In other words,

it would be a second target circuit representation.

As per claims 2-5, Jain discloses the claimed limitations such as logic devices, gate arrays, programmable logic devices, etc which are called digital devices.

As per claims 6-9, Jain discloses a plurality of programming languages would be used in ASIC design environment. Such languages would include HDL, VHDL, RTL, etc. to express logic operations or functions. Thus, the design language would include other well known languages such as ABEL code as claimed.

As per claim 10, Jain discloses compiling object codes representation for circuit design such that the compiled codes would be simulated (simulatable codes) (col. 19, line 55 to col. 21, line 13, cols. 23-24, for example).

As per claims 11-21, Jain discloses various digital devices being designed and synthesized as claimed. Jain also discloses design languages used in the design

Application/Control Number: 09/847,032

Art Unit: 2128

would include HDL, VHDL, RTL, Verilog, C, etc. This would include other design languages known in the art of digital design such as the claimed ABEL codes.

#### Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

- 1. US patent no. 5,452,227, issued to Kelsey et al., on Sept. 1995
- 2. US patent no. 6,086,625, issued to Shouen, Akihisa, on July 2000
- 3. US patent no. 6,216,259 B1, issued to Guccione et al, on Apr. 2001
- 4. US patent no. 6,493,648 B1, issued to Anderson, Glen, on Dec. 2002
- 5. US patent application no. US 2003/0216901 A1, issued to Schaumont et al, on Nov. 2003.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to paten examiner Thai Phan whose telephone number is 703-305-3812.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kevin Teska can be reached on 703-305-9704. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Page 5

Application/Control Number: 09/847,032

Art Unit: 2128

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Thai Phan Apr. 18, 2004 May Phan Thai Phan Patent Examiner